




HRTEM Factors Affecting Thickness Measurements of Ultrathin Amorphous SiO₂ Layer in CPU/Memory Gate Dielectrics (Nanotechnology)




HRTEM Factors Affecting Thickness Measurements of Ultrathin Amorphous SiO₂ Layer in CPU/Memory Gate Dielectrics (Nanotechnology)



HRTEM Factors Affecting Thickness Measurements of Ultrathin Amorphous SiO₂ Layer in CPU/Memory Gate Dielectrics (Nanotechnology)




HRTEM Factors Affecting Thickness Measurements of Ultrathin Amorphous SiO₂ Layer in CPU/Memory Gate Dielectrics (Nanotechnology)




HRTEM Factors Affecting Thickness Measurements of Ultrathin Amorphous SiO₂ Layer in CPU/Memory Gate Dielectrics (Nanotechnology)

Block Plot




- X1: Beam Tilt
 - : 0
 - + : 25
- X2: Tilt Azimuth
 - : 0
 - + : 25
- X3: Beam Thickness
 - : 1.2
 - + : 1.9
- X4: Film Thickness
 - : 1.5
 - + : 2.0
- X5: Defocus
 - : -58.4
 - + : -48.4
- X6: Astig. Mag.
 - : 0
 - + : .08
- X7: Astig. Azimuth
 - : 0
 - + : 25
- X8: Vibration Amp.
 - : 0
 - + : .04


HRTEM Factors Affecting Thickness Measurements of Ultrathin Amorphous SiO₂ Layer in CPU/Memory Gate Dielectrics (Nanotechnology)




HRTEM Factors Affecting Thickness Measurements of Ultrathin Amorphous SiO₂ Layer in CPU/Memory Gate Dielectrics (Nanotechnology)



HRTEM Factors Affecting Thickness Measurements of Ultrathin Amorphous SiO₂ Layer in CPU/Memory Gate Dielectrics (Nanotechnology)



HRTEM Factors Affecting Thickness Measurements of Ultrathin Amorphous SiO₂ Layer in CPU/Memory Gate Dielectrics (Nanotechnology)



HRTEM Factors Affecting Thickness Measurements of Ultrathin Amorphous SiO₂ Layer in CPU/Memory Gate Dielectrics (Nanotechnology)

